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Abstract

between the sequences. Pairwise alignment involves two
sequences and multiple alignment considers three or more
sequences. Finding the optimal multiple sequence alignment is NP-hard in complexity. As a first step, multiple
alignment algorithms [20], [14] often compute a pairwise
alignment between all the sequences.
Global and local pairwise alignment are the two most
common alignment problems. Global alignment [13] considers both sequences from end to end and finds the best
overall alignment. Local alignment [19] identifies the sections with greatest similarity and only aligns the subsequences. Both alignment problems are typically solved with
dynamic programming (DP), which fills a two dimensional
matrix with score or distance values in a forward scan from
upper left to lower right, followed by a traceback procedure.
Traceback occurs from a designated lower right position
following a path to upper left, thereby determining the best
alignment.
The computational cost for an optimal sequence alignment increases exponentially with the length of each sequence and with the number of sequences. This complexity poses a challenge for sequence alignment programs to
return results within a reasonable time period as biologists
compare greater numbers of sequences. Using current methods, an alignment program may run for days or even weeks
depending on the number of sequences and their length.
Unlike most acceleration methods that focus on sequence comparison, this research describes and evaluates
a space-efficient, global sequence alignment algorithm and
architecture that includes traceback for implementation on
reconfigurable hardware. Given a pair of sequences, the
accelerator returns a list of edit operations constituting the
optimal alignment. A library of accelerator functions is
easily incorporated into multiple sequence alignment programs that run on platforms equipped with reconfigurable
hardware.

Biological sequence alignment is an essential tool used
in molecular biology and biomedical applications. The
growing volume of genetic data and the complexity of
sequence alignment present a challenge in obtaining alignment results in a timely manner. Known methods to accelerate alignment on reconfigurable hardware only address
sequence comparison, limit the sequence length, or exhibit
memory and I/O bottlenecks. A space-efficient, global sequence alignment algorithm and architecture is presented
that accelerates the forward scan and traceback in hardware without memory and I/O limitations. With 256 processing elements in FPGA technology, a performance gain
over 300 times that of a desktop computer is demonstrated
on sequence lengths of 16000. For greater performance, the
architecture is scalable to more processing elements.

1. Introduction
Searching and comparing biological sequences in the
genomic databases are essential processes in molecular biology. The collection of genetic sequence data is increasing
exponentially each year and consists mostly of nucleotide
(DNA/RNA) and amino acid (protein) symbols. Approximately 3 billion nucleotide pairs comprise the human
genome alone. Given the large volume of data, sequence
comparison applications require efficient computing methods to produce timely results.
Biologists and other researchers use sequence alignment
as a fundamental comparison method to find common patterns between sequences, predict protein structure, identify
important genetic regions, and facilitate drug design. For
example, sequence alignment is used to derive flu vaccines
[10] and by the nation’s BioWatch [3] program in identifying DNA signatures of pathogens. Sequence alignment
consists of matching characters between two or more sequences and positioning them together in a column. Gaps
may be inserted in regions where matches do not occur to
reflect an insertion or deletion evolutionary event. A count
of the matching characters results in a measure of similarity
978-0-7695-3474-9/08 $25.00 © 2008 IEEE
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2. Related Work
Most efforts to accelerate bio-sequence applications with
hardware have focused on database searches. Ramdas and
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Egan [17] compare several of these architectures in their
survey. Given a query sequence, an entire genetic database
is scanned looking for other sequences that are similar.
Searching a genetic database for matches with a biosequence is similar in nature to a search of the web that
returns “hits” sorted by relevance. Accelerating a database
search is a simpler problem than alignment. Only the score
for the comparison is computed by hardware in the forward
scan, whereas alignment requires traceback in addition to
the forward scan. The sequence comparison problem can
be mapped to a linear systolic array of processing elements
(PEs) requiring O(min(m, n)) space, where m and n are
the lengths of the sequences. However, global alignment
necessitates extra storage and a traceback procedure, which
is not addressed by sequence comparison solutions.
The predominant, non-parallel algorithms for global sequence alignment are described by Gotoh [4] and MyersMiller [12]. Both algorithms execute in O(mn) time. The
algorithm presented by Gotoh requires O(mn) space, while
the algorithm of Myers-Miller needs only O(log m + n)
space, but it incurs a factor of 2 time penalty. Most of
the space is used to hold values of the DP matrix or the
traceback pointers. Saving all traceback pointers in an array
requires only one forward scan through the DP matrix
followed by one traceback pass. Otherwise, multiple passes
through the DP matrix are required if not saving all the
traceback pointers. The downside of saving all the traceback
pointers is the O(mn) space requirement, which can be
significant for longer sequence lengths or prohibitive when
limited by FPGA memory.
A few efforts propose hardware methods for accelerating
pairwise alignment and traceback. The work presented by
Hoang and Lopresti [6] describes an FPGA architecture
which consists of a linear systolic array of PEs that output
traceback data. However, the type of sequences are limited
to only DNA and the sequence length is limited by the
number of PEs on the accelerator (a couple of hundred
nucleotides). The work by Jacobi et al. [7] and VanCourtHerbordt [21] suggest accelerated traceback methods, but
with few details. The sequence length accommodated by
their accelerators is also limited by the number of PEs on
the accelerator like the one described by Hoang. Another
limitation of the Hoang and VanCourt methods is that
traceback cannot be overlapped with another forward scan
since the systolic array is used for both scan and traceback.
The methods presented by Yamaguchi et al. [22] and
Moritz et al. [11] allow longer sequences by partitioning
the sequences through the pipeline of PEs. Nevertheless,
the traceback data must be saved to external memory, since
the size of the data exceeds the amount of available internal
FPGA memory. Hence, the traceback performance of both
methods is limited by the FPGA bandwidth to external
memory. Operating at 100 MHz, a systolic array with 256

PEs requires 6.4 GB/s of memory bandwidth to store 2-bit
traceback data from each PE. As PE densities and clock
frequencies increase, the external memory bandwidth is
easily exceeded. Internal FPGA memory can handle the
memory bandwidth, but even modest sequence lengths of
16K require 64 MB of traceback store, which far exceeds
current FPGA internal memory capacities.
The global alignment algorithm presented in this paper
overcomes the memory size and bandwidth limitations of
FPGA accelerators and does not limit the sequence length
by the number of PEs. Long sequences of DNA and protein are accommodated by the algorithm through a spaceefficient traceback procedure that is accelerated in hardware. Traceback may occur in parallel with the next forward
scan since it is implemented in a separate process from the
systolic array.

3. Algorithm
The general algorithm is described first followed by the
FPGA architecture in the next section. The algorithm is
based on dynamic programming (DP), but partitions the
problem into slices for the FPGA hardware. A description
of the general sequence alignment problem is also found in
[13], [4].
Given a pair a sequences A = a1 a2 ...am and B =
b1 b2 ...bn of length |A| = m and |B| = n from the finite
alphabet Σ, a sequence alignment is obtained by inserting
gap characters ’-’ into A and B. The aligned sequences A0
and B 0 from the extended alphabet Σ0 = Σ ∪ {’-’} are of
equal length such that |A0 | = |B 0 |. Let the function s :
Σ × Σ → Z determine the similarity of symbol ai with bj ,
and the constant α represent the cost of inserting/deleting
a gap. Let H denote the DP matrix and the element H[i, j]
the similarity score of sequences a1 a2 ...ai and b1 b2 ...bj . An
optimal alignment is obtained by maximizing the score in
each element of H. The values of H are determined by
the following recurrence relations for 1 ≤ i ≤ m and
1 ≤ j ≤ n:
H[0, 0]

=

H[i, 0]

= H[i − 1, 0] + α,

0,

H[0, j]

=

H[i, j]

=

H[0, j − 1] + α,

 H[i − 1, j − 1] + s(ai , bj ),
H[i − 1, j] + α,
max
(1)

H[i, j − 1] + α.

The matrix fill occurs in a scan from upper left
to lower right because of dependencies from neighboring elements. During the forward scan, a pointer p ∈
{DIAG, ABOVE, LEFT} indicates the current selection of
the MAX function in Equation 1. Given a tie, fixed priority resolves the selection. The value of p is saved to the
traceback matrix T , thus T [i, j] = p. Following the forward
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W = Num PEs
[i,j] = [0,0]

A

B

Designated
Columns [k,j]

procedure TracePartial(A, B, m, n, R, E)
{
x2 ← m, y2 ← n
while (x2 > 1) do
x1 ← b(x2 − 1)/W c · W + 1
y1 ← (x1 > 1 ∧ y2 ≥ 1) ? R[x2 , y2 ] + 1 : 1
xlen ← x2 − x1 + 1, ylen ← y2 − y1 + 1
if (ylen = 0) then
Add xlen DELETE operations to E 0
else if (ylen ≤ Y ) then
ScanFull(Ax1 , By1 , xlen, ylen, T )
TraceFull(Ax1 , By1 , xlen, ylen, T, E 0 )
else // interchange A and B
ScanPartial(By1 , Ax1 , ylen, xlen, R0 )
TracePartial(By1 , Ax1 , ylen, xlen, R0 , E 0 )
∀e ∈ E 0 : replace DELETE ⇔ INSERT
end if
E ← E ∪ E0
x2 ← x1 − 1, y2 ← y1 − 1
end while
}

Aseg

Bseg

interchange

Bseg

[m,n]

Aseg

Figure 1. Forward scan and traceback
scan, traceback proceeds from T [m, n] to T [0, 0], thereby
determining the best alignment. The result is a list of edit
operations e ∈ {SUBSTITUTE, INSERT, DELETE}.
The scan algorithm presented here builds upon the spacesaving concepts described by Edmiston et al. [2], and the
divide-and-conquer scheme of Guan and Uberbacher [5].
Since sequence lengths are often longer than the number
of PEs available in a systolic array, the problem is often
partitioned [8]. The forward scan consists of two fundamental scan procedures S CAN PARTIAL and S CAN F ULL.
The PARTIAL and FULL descriptors refer to the amount
of traceback data saved by the procedures. S CAN PARTIAL
partitions the DP matrix H into slices of width W . The
slices are processed iteratively. The result of processing
each slice is a column of traceback pointers R[k, j] that
refer to a row in a prior slice (see Figure 1). The designated
columns k are given by k ∈ {c | c mod W = 0 ∨ c = m}.
The row pointers form a partial traceback path through
H that link only the right-most columns of each slice.
Given that p indicates the heritage of element H[i, j], the
following recurrences for 1 ≤ i ≤ m and 1 ≤ j ≤ n
determine R.
if i mod W = 1 then

if p = DIAG
 j−1
j
if p = LEFT
R[i, j] =

R[i, j − 1]
if p = ABOVE

Figure 2. Algorithm for T RACE PARTIAL
The T RACE PARTIAL procedure differs from T RACE F ULL in that the partial set of traceback pointers from
R are followed instead of the full set from T . The row
pointers, from R[m, n] to R[0, 0] in designated columns,
identify waypoints on the optimal path through the DP
matrix. Since the row pointer in R[k, j] refers to a row in a
prior slice, a block between the columns is identified, along
with corresponding segments of A and B. The segments
of A and B are passed to S CAN F ULL and T RACE F ULL to
determine the full path from [k, j] back to [kprev , R[k, j]].
The alignment results from each block are concatenated and
thereby form a complete path from [m, n] to [0, 0].
Since the vertical height of a block (the length of a B
segment) is unbounded, the traceback space available to the
F ULL procedures may be exceeded. To avoid this case, a
vertical threshold Y is defined such that if exceeded, the
PARTIAL procedures are called instead, with the segments
of A and B interchanged in the calls. Figure 2 shows the
algorithm, which is central to bounding the memory required for traceback. T RACE PARTIAL is called recursively
a maximum of once. Any segments passed to the F ULL
procedures will not exceed W and Y in length because
of the partitioning done by S CAN PARTIAL. In the worst
case, the length of sequence A is bounded by the first call
to S CAN PARTIAL and the length of B is bounded by the
second call.

else

 R[i − 1, j − 1] if p = DIAG
R[i − 1, j]
if p = LEFT
R[i, j] =

R[i, j − 1]
if p = ABOVE
Only the designated columns of R are actually stored,
which correspond to the right-most columns of a slice. The
values for the other columns are retained temporarily with
a vector variable that follows the wavefront of the scan.
In contrast, the S CAN F ULL procedure does not partition
the DP matrix and produces a full matrix T of traceback
pointers that refer to adjacent elements of H.

4. Architecture
The global alignment accelerator is implemented using
Qnet [9], an open-source packet-switched network architecture similar to DIMEtalk [18]. Qnet components in261
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PCI Express

DP Matrix FIFO. If the length of sequence A is longer
than the number of PEs in the accelerator, the DP matrix
H must be processed in slices of width W = (num. PEs)
as described in Section 3. After processing a slice, the right
column of DP matrix values will exit the pipeline of PEs.
These H values are sent in a packet to the DP matrix
FIFO and retained for processing the next slice through the
pipeline. Any packet sent to the DP matrix FIFO will be
returned to the originating Qport, as indicated by the packet
header, thus cycling the pipeline output to the input. The
FIFO may be implemented with any memory technology
of sufficient bandwidth and size to handle the stream of
data from the PE pipeline. Since only one H value exits
the pipeline each clock cycle, the bandwidth requirement is
not excessive.
Pairwise Alignment Module. The compute intensive
portions of the alignment algorithm are performed by the
pairwise alignment module, which contains the pipeline of
PEs. This module has 3 Qports through which the sequences
are provided and results are returned (see Figure 3). In
parallel, Sequence A is input on port A and sequence B
is input on port B, while the traceback results are returned
on port C. The recurrence equations described in Section 3
are calculated by the PEs each time a pair of symbols enter
the pipeline.
Figure 4 shows the internal architecture of the alignment
module. The front-end of the pipeline synchronizes the A
and B streams of symbols. The pipeline back-end sends the
partial traceback results R out on port A and the H values
on port B. The symbols of sequence B that flow through the
pipeline are merged with the H values on output, since they
will also be needed in processing additional slices. Both of
the merged B and H values are sent in a packet to the DP
matrix FIFO. As the sequence A is fed into the pipeline, the
merged B and H values from the end of the pipeline flow
from the alignment module through the DP matrix FIFO
and back into the front-end of the pipeline at port B. This
cycle occurs for each slice of the scan, except for the last.
Both of the forward S CAN procedures are implemented
by the pipeline of PEs. S CAN PARTIAL enables the R (par-

Figure 3. System architecture
terconnect the host and other FPGA accelerator modules
in the system. The architecture facilitates system design
with reusable modules that encapsulate sharable devices or
resources. Qnet encourages parallelism by offering concurrent, high-performance data paths between modules. Figure 3 shows the alignment system constructed with Qnet
modules and components. A few specifics of Qnet are given
before describing the alignment accelerator module and
system operation.

4.1. Qnet Components
The basic network components consist of a switch,
Qports, and Qlinks. As the central figure in the network,
the switch provides a path for communicating packets to
other modules. Qports are the interface between modules
and the network, and are the addressable endpoints of
communication. Qports are connected by Qlinks, which
consist of paired, unidirectional, point-to-point signaling
channels that are each 32-bits wide in this system, but
may be implemented with other bit widths. Each Qport has
word-based flow control that will apply back-pressure on
a link, delaying communication until the port is ready to
receive. Hence, packets are not arbitrarily discarded, and
the requirement to buffer an entire packet at the input of
a module is removed while still maintaining performance.
Qnet communication performance has been shown to be
very near the theoretical max bandwidth between modules
on the FPGA while also maintaining latencies very near
theoretical minimums.

4.2. System Modules
Host Interface. The host computer communicates with
the FPGA accelerator through the PCI Express [15] module,
which contains DMA engines and translates PCI packets
into Qnet packets. Two ports on this module allow both
sequences to be sent in parallel to the accelerator.
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tial row pointer) output, while S CAN F ULL enables the T
(full traceback pointer) output. Configuration bits in the
packet header of sequence A determine which pointer type
is enabled. For each slice processed by S CAN PARTIAL, a
column of R is returned to the host in a packet. S CAN F ULL
will only process one slice, while saving the full traceback
data in FPGA block RAM, which has the bandwidth to store
pointers from every PE in parallel. The vertical threshold
Y , as described in Section 3, is determined by the depth of
FPGA block RAM allocated to full traceback.
A state machine implements the T RACE F ULL procedure
that follows the pointers saved in block RAM by S CAN F ULL. To initiate a full traceback, a request packet is sent
to Port C of the pairwise alignment module from the host.
The results, a list of edit operations e ∈ E, are returned
to the host from Port C. T RACE PARTIAL is implemented in
software on the host, but calls the F ULL procedures for most
of the work (see Figure 2).

Table 1. Speedup between implementations
Sequence
Length
511
1023
2047
4095
16383

tF P GA µs

tM yers
tF P GA

tHost
tF P GA

64
128
327
969
11696

131
171
264
357
471

107
124
181
236
304

1E+1
Myers
Host
FPGA

Time Seconds

1E+0

1E-1

1E-2

1E-3

1E-4

5. Experimental setup
Application. Three global alignment implementations
are tested in the evaluation: 1) as a baseline, a software-only
version of the algorithm presented in this paper; 2) a version
accelerated by the FPGA; and 3) an implementation of the
Myers-Miller global alignment algorithm for an additional
point of reference. The host computer is used to evaluate
the software only versions of the algorithms. Seq-Gen [1]
produced varying lengths of test sequences ranging from
128 to 16383 symbols for the evaluation.
Host. The host platform consists of a desktop computer
with a 2.4 GHz Intel® Core™2 Duo processor running
Fedora™ 6 Linux as the operating system. All benchmark
applications execute in a single thread and are compiled
with gcc using -O3 optimization. For accurate timing, the
processor’s performance counters are used.
Accelerator. An 8-lane PCI Express add-in card with
a Xilinx Virtex-4 FX100 FPGA provides the hardware
acceleration. To conserve FPGA resources, only 4 of the 8
PCI Express lanes are used in the experimental system. All
of the components are implemented in VHDL. As shown in
Figure 3, a 4-port switch connects the three FPGA modules
using 32-bit Qlinks that run at 150 MHz. The DP matrix
FIFO uses 64 KB of FPGA block RAM, which is enough
to hold 16K entries of B symbols and H values. With
the use of floor planning, 256 PEs are instantiated within
the pipeline and clocked at 100 MHz. DNA and protein
sequences are accommodated with 5-bit symbol values.
An 8-bit look-up table that requires one block RAM per
PE implements the similarity function s(ai , bj ). Each PE
outputs a 2-bit traceback pointer p that is stored in traceback
memory, which is instantiated in 64 KB of block RAM with
a width of 512 bits and a depth of 1024. The traceback memory depth determines the Y threshold. Within the system,

1E-5
0

255

608

1448

3444

8191

16384

Sequence Length

Figure 5. Global alignment execution time
DP matrix values H and row pointer values R both require
16-bits.

6. Results
Figure 5 shows the performance of the three global
sequence alignment implementations with varying lengths
of sequences and Table 1 compares the speedup between the
implementations. The host-only version averages a speedup
of 1.6 over the Myers-Miller implementation and the accelerated version achieves a max speedup of 304 over the
host version. For longer sequences, the actual performance
is near the theoretical peak. A timing model suggests a
high degree of scalability for the presented algorithm and
architecture. For example, performance predicted by the
model gives a speedup of 580 with 512 PEs operating at
100 MHz on a larger FPGA.
Sequences shorter than W have a lower bound on alignment time, because unused PEs must be filled with null
symbols. Longer sequences realize greater performance on
the accelerator because the pipeline does not require a
flush between adjacent slices. Adjacent slices need only 1
cycle of spacing in the pipeline. Longer sequences are also
more efficient because of proportionately less time spent in
the traceback. The average traceback time relative to the
forward scan can be visualized in Figure 1 as the area of
the sub-blocks relative to the area of the whole matrix.
Even though the algorithm presented here requires
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7. Conclusion
With the presented algorithm and architecture, long sequences are globally aligned with supercomputing performance on reconfigurable hardware. A speedup over 300
is achieved with the example implementation on FPGA
technology when compared to a desktop computer. The architecture is scalable to larger capacity FPGAs for a further
increase in performance. Beyond sequence comparison, the
full alignment of long sequences is accelerated without
memory and I/O bottlenecks through a space-efficient algorithm. After executing traceback in hardware, the accelerator returns a list of edit operations to the host, which
constitutes an optimal alignment. Other global alignment
acceleration methods only address sequence comparison,
limit the sequence length, or exhibit memory and I/O bottlenecks.
The key features of the algorithm are the bounded space
requirement for full traceback memory and the reduced
space for partial traceback memory. These space reductions
enable high-performance alignment of long sequences on
a reconfigurable accelerator and are a match for FPGA
memory capacities and bandwidth. Only 64 KB of FPGA
block RAM is used for full traceback in the demonstrated
implementation. Partial traceback data sent to the host at a
rate of 200 MB/s is supported by commodity FPGA boards.
Future work includes combining coarse-grain parallel
methods [16] with the fine-grain parallelism of this method
for multiplied performance gain on reconfigurable computing clusters. Also, the advantages of the presented method
are applicable to accelerating local alignment. A generalpurpose accelerated alignment library that consists of both
local and global methods may be applied to multiple sequence alignment codes with minimal effort.
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